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ABSTRACT 
A microcomputer is used to implement a communications inter- 
face at a computer-based master station of an electric utility 
supervisory control and data acquisition system. The development 
process, including functional specification, hardware/software de- 
sign, and system function and design verification is described. 
The microprocessor-based communication control computer is 
part of a new distributed processing front-end communication sub- 
system that will replace an older hard-wired logic implementation. 
All of the data acquisition and communication handling functions 
will be removed from the main computer and performed by the dis- 
tributed communications subsystem. An iSBC 80/30 single-board 
computer will perform all of the serial data manipulation to per- 
mit simultaneous communication with two remote terminal units. 
By implementing eight communication control computers and communi- 
cation line switching facilities in the final system, a large 
number of remotes can be accessed, with up to sixteen active at 
one time. 
This new communication subsystem will be installed at the 
Power Control Center (PCC) of Pennsylvania Power and Light Company 
in Allentown, Pennsylvania. It will expand the capacity of the 
-1- 
present PCC system for communication with the remote SCADA and 
generating station computers, and remote hard-wired terminal units 
at substations and generating stations. 
-2- 
CHAPTER I 
INTRODUCTION 
The typical communication subsystem for a computer-based 
supervisory control and data acquisition (SCADA) system consists 
of a line buffer and data modem at the master station.  This per- 
mits the main computer to communicate with remote terminal units 
via serial communication lines implemented with telephone circuits. 
This is shown in Figure 1-1. 
The line buffer, or communications controller, usually is a 
hard-wired device that takes Instructions and data from the main 
computer, performs parallel to serial conversion of the data, 
transmits the serial data to the remote terminal unit, waits for 
a reply from the remote, and when the serial reply is received 
converts the data to a parallel form and passes it on to the main 
computer. It also performs some checking for communication errors 
while formatting the data for the particular protocol required to 
communicate with the remote terminal unit. 
A new approach at implementing the communications subsystem 
is now being proposed that will distribute the communications 
functions to various processors as shown in Figure 1-2. All of 
the data acquisition and communication handling functions will be 
removed from the main computer and performed by the communications 
-3- 
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processors. 
The master processor of the communication subsystem is 
called the front-end communications (FEC) processor. This element 
performs all of the data acquisition-communication functions for- 
merly performed by the main computer. These functions are: 
initiating all data requests, checking for proper replies, request- 
ing retransmissions, and conversion of raw data to engineering 
units. 
Another device in the communication subsystem is the commun- 
ication control computer.  The communication control computer uses 
software to perform all of the functions that its predecessor did 
using hard-wired logic. 
The typical methodology employed in the design of a micro- 
computer-based system usually consists of:  problem definition, 
hardware design, software design, testing of a prototype, and 
simplification of the final system [1].  This thesis will describe 
the approach used in the first four steps to design the communica- 
tion control computer.  The last step, system simplification, will 
be left to be completed by a follow-up project.  The design of 
the front-end communication processor will not be considered other 
than the interface between it and the communication control 
computers. 
-6- 
CHAPTER II 
DESIGN DEFINITION 
The statement of the problem, which is the first step in 
any design, consists of a definition of the functions to be per- 
formed, input/output characteristics, and timing relationships 
of the system [1,2]. 
Line Buffer Functions 
In general, the line buffer provides a means for the Front- 
End Communication (FEC) Processor to communicate with remote 
terminal units over serial communication lines. The line buffer 
takes data from the FEC processor, formats the data, selects the 
proper communication circuit, transmits the data serially to the 
remote, receives a serial reply from the remote, checks for errors 
in the received message, and passes the received data to the FEC 
processor. 
More specifically, the line buffer has three basic modes of 
operation. The modes, as determined by commands from the FEC 
processor, are: NORMAL, RESET, and REPORT STATUS. 
In the NORMAL mode, the command from the FEC processor 
additionally determines whether the line buffer will operate as a 
master or a remote, what communication line is to be selected, how 
-7- 
long to wait for the communication line to settle, at what speed 
data is to be transmitted, how many blocks of data are to be 
transmitted, and how many blocks of data are expected in a reply. 
The principal difference between a MASTER and REMOTE line 
buffer is that a MASTER, upon a single command from the FEC pro- 
cessor, first, will transmit one block of data and then will 
receive a zero to fifteen block reply; whereas a REMOTE line 
buffer will either transmit or receive, but not both, upon command. 
After the command has been decoded, the line buffer, if data 
is to be transmitted, formats and transmits the data according to 
the rules of the Conitel protocol.  If data is to be received, the 
line buffer waits until the start of the serial message is detected 
and inputs the data serially until the proper number of blocks have 
been received. The validity of the message is checked for synchro- 
nization, for correct error code, and for proper number of blocks. 
Next, the data is formatted to be passed on to the FEC processor; 
stripping off all of the serial framing information. The detec- 
tion of certain errors is indicated in a status word also passed 
to the FEC processor.  If there is no reply expected, the line 
buffer passes a status word back to the FEC processor to indicate 
that it has completed its task. 
In the RESET mode, the line buffer initializes its hardware 
and software to a known state, aborts all current processing, and 
waits for additional commands from the FEC processor. This node 
-8- 
is used primarily when a mis-operation of the line buffer has been 
detected or there has been a major change in operation of the com- 
munication subsystem, such as transferring to the reserve system. 
The REPORT STATUS mode can be used at any time by the FEC 
processor to interrogate the line buffer for its current status. 
This mode functions in the background of the NORMAL mode without 
causing it to abort any other operations. 
A concept-level flowchart, which describes the operation of 
the line buffer in more detail, is included in Appendix 1. 
Line Buffer-Front End Communication Processor Interchange 
The command/status and data exchanges between the line 
buffer and the FEC processor must conform to a specific format 
defined as part of the FEC processor design. The details of this 
format are contained in Appendix 2.  The types of information ex- 
changed are:  device address, communication line number, status, 
access semaphore, mode definition, line switching required indica- 
tion, speed, transmit immediately command, last block indication, 
number of blocks in reply, error flags, and data. 
The physical interface between the line buffer and FEC pro- 
cessor is dependent almost entirely upon the hardware selected to 
implement the FEC processor and the communication control computer. 
Therefore, the physical interface will be discussed in the proces- 
sor selection portion of the hardware design section. 
-9- 
The functions that must be Implemented by this interface are: 
° The FEC processor must be able to access up to 
sixteen line buffers. 
° Commands/Status and data must be able to be 
exchanged in both directions. 
° All exchanges must be under the direction of 
the FEC processor. 
° The FEC processor must be able to initiate a 
general hardware reset of the CC computer. 
Line Buffer-Remote Interchange 
The line buffer uses an FSK modem to communicate at 1200 
baud with remotes via leased private telephone circuits. There- 
fore, this I/O design reduces to the modem and the communication 
line switching equipment interface. 
The modem interface must provide serial data in and serial 
data out lines as well as signals to indicate that carrier is 
present on the telephone circuit and a means to turn the trans- 
mitter on and off. The line buffer must provide all timing since 
data is communicated in an asynchronous mode. 
The interface to the communication channel switching equip- 
ment must provide a means for the line buffer to select for use 
one of thirty-two or more telephone circuits. 
-10- 
The line protocol Is defined by the existing Leeds & Northrup 
Conitel 2000/2100 equipment [3] with which the line buffers must 
operate. Information is exchanged in thirty-two bit blocks, with 
up to fifteen blocks in a single message. A description of the 
protocol as it pertains to this design is contained in Appendix 3. 
Timing Considerations 
There are several important timing concepts that must be 
considered if the line buffer is to function properly. The first 
is that the line buffer must be able to maintain synchronism with 
the remote during serial message exchanges; and the second, that 
the line buffer must respond to a command from the front end com- 
munication processor quickly enough so that it does not degrade the 
throughput of the system. 
Message Synchronization 
The bit sampling accuracy is very critical since it is the 
determining factor in maintaining synchronism. Any deviation from 
sampling at the center of a bit period will increase the chances 
of communication errors which will reduce system security and 
throughput. The bit sampling accuracy can be expressed by: 
N 
1 - 2f Z      e sample 
n-1 
where e sample is the variation from the ideal bit sample point 
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for error component n expressed in seconds and f is the baud rate 
expressed in bits-per-second. 
If the serial data stream out of the modem were an ideal 
waveform, it would be possible to sample anywhere during the period 
of the data bit to successfully detect the value of the data. 
Since the waveform is not ideal, a margin must be established to 
insure proper detection of the data.  The margin required to allow 
for transition uncertainty of the modem TTL data signal output is 
empirically determined to be ±10 percent of a bit period or 83 
microseconds. The bit sampling accuracy therefore can range from 
an ideal value of -1.0 down to a minimum acceptable value of 0.2 
to allow for the edge transition uncertainty. 
The error components which can produce deviations from the 
ideal center of the bit sample point are the accuracy and stabil- 
ity of the transmitter and receiver clocks and variations in 
execution time of the programs which permit the line buffer to 
process the edge transition for initial message synchronization 
and the programs which cause the serial data to be input or output. 
The Conltel message protocol is such that, after an initial 
synchronization, the transmitter and receiver must remain in syn- 
chronism for a maximum message length of fifteen thirty-two bit 
blocks; which, at 1200 baud, translates into 400 milliseconds. 
The clocks used for transmitter and receiver have a compos- 
ite variation in accuracy and stability of 10.015 percent over 
-12- 
the 0-70° C temperature range. Therefore, the error factor re- 
sulting from skew between the transmitter and receiver clocks 
which could accumulate over the 400 ms mn-g-timnq message length is 
±60 microseconds (Figure 2-1). The bit sampling accuracy consid- 
ering only the clock skew effect would be 0.712.  Initial message 
synchronization, bit transmission and bit reception are handled 
by interrupt service routines. Because of this, any variation in 
the time from the interrupt request until it is serviced will 
affect the bit sampling point. 
Consider the worst case, where both line buffers are re- 
ceiving serial data and the timers expire at the same instant to 
generate an interrupt request to indicate it is time to sample 
serial data in line. The first line buffer will sample its serial 
data line at the proper time; however, the second line buffer will 
be delayed by a time determined by how long the former interrupt 
service routine takes to execute. 
The longest interrupt service routine must take no longer 
than one-half a bit time to complete execution. This is a require- 
ment because both line buffers must be able to complete transmit- 
ting and/or receiving the serial data bit before it is time for the 
next bit.  If the interrupt routine waits until the end of its pro- 
cessing to re-enable the interrupts then, based on the above, the 
serial message transmission or reception could be delayed by up to 
417 ms. 
-13- 
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Variations in the interrupt service execution tines always 
result in delays in the bit sampling point. The margin around 
the edge transitions may be increased by adjusting the "ideal" 
bit sample point from the center of the bit to a point somewhat 
earlier in the bit period as shown in Figure 2-2. This adjust- 
ment centers the zone where bit sampling may occur. 
Line Buffer Response Time 
The line buffers must, within a certain time after they 
have received a command, indicate to the FEC processor that they 
have completed the task assigned. The line buffers do this by 
passing the data retrieved from a remote, or a task complete mes- 
sage, to the FEC processor. The FEC processor maintains a timer 
set to this maximum LB response time to detect failed line buffers. 
This maximum response time includes all transmission and 
reception time as well as remote turn around time. The maximum 
values excluding line buffer processing before command trans- 
mission and after reply reception, are as follows: 
Pretransml8sion mark 40 ms 
Transmit 32 bit command 27 
Squelch 15 
Remote turnaround 80 
Receive 480 bit message 400 
562 ms 
-15- 
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If the maximum response timer Is set to 900 as* the tine 
remaining for LB processing and any margins is 338 ms. Designing 
to this value will result in the same throughput as the existing 
line buffers.' 
A measure of the line buffer response can be expressed by: 
ideal response time 
actual response time 
where the ideal response time has no pretransmission or post re- 
ception delays for data processing by the line buffer and the 
actual response time includes these quantities. 
For a message-exchange of a one-block transmission and a 
fifteen-block reception the ideal response time, as calculated 
earlier, is 562 ms.  Since 900 ms is the maximum permissible 
actual response time, the line buffer response can range from 
an ideal value of 1.0 down to a minimum acceptable value of 0.62. 
-17- 
CHAPTER III 
HARDWARE DESIGN 
Processor and Media Selection 
The factors that were considered In the selection of a 
processor to implement the communication control computer are: 
consideration of the functions to be performed, external hardware 
requirements, timing limitations, Interrupt capability, memory 
requirements, I/O requirements, availability of development tools 
and system support, familiarity with the processor, system compat- 
ibility, availability of hardware, and cost [1,4]. 
The field of processors to be considered was narrowed greatly 
by the availability of an Intel Intellec II microcomputer develop- 
ment system (MDS) which was acquired to develop the 8086 micro- 
computer-based front end communication processor. The availability 
of this valuable development tool made it very desirable to use an 
Intel processor. 
Previous experience with the 8080/8085 processors made it 
the first choice to evaluate as the candidate processor. The 8085 
with its extensive family of support chips [5] also meets all of 
the memory, I/O, interrupt, and timing requirements of this design. 
-18- 
A benchmark interrupt service routine was written to verify that 
the 8085 CPU, in conjunction with the 8259 programmable interrupt 
controller, will meet the timing constraints associated with mes- 
sage synchronization.  The worst case interrupt service routine, 
which is the receive-bit timer interrupt, requires 165 us to exe- 
cute compared with the 417 us time available. 
The front end communication (FEC) processor was implemented 
using an iSBC 86/12 single-board computer.  This device was de- 
signed to interface with a parallel data bus—MULTIBUS [6]. 
MULTIBUS provides a means to interface multiple processors and 
peripherals. Providing the communication control (CC) computer 
with capability to interface with the MULTIBUS would greatly sim- 
plify the interface between the FEC processor and the CC computer. 
Based on all of the above items the Intel single-board com- 
puter iSBC 80/30 was selected as the CC computer. The iSBC 80/30 
provides sufficient program and data memory, I/O ports, hardware 
timers, interrupt handling capacity to implement two line buffers 
in a single CC computer. 
Hardware Implementation 
The iSBC 80/30, which is the basis of the hardware used to 
implement the line buffers, Includes an 8085 central processor 
(CPU), 16 K bytes of dynamic random access dual port memory (RAM), 
one serial and three parallel I/O ports, three programmable timers, 
-19- 
priority interrupt logic, MULTIBUS control logic, and 4 K bytes of 
read only memory (EPROM). 
A basic block diagram of the communication control computer 
as implemented by the iSBC 80/30 [7] is shown in Figure 3-1. 
The dual port RAM memory on the iSBC 80/30 and the MULTIBUS 
control logic simplify the interface to the FEC processor. Ex- 
changes between the CC computer and the FEC processor can easily 
be effected by placing data in the shared memory via the MULTIBUS. 
The other processor can then be signaled that the data is avail- 
able to it. No custom handshaking hardware must be implemented. 
They are all included in the MULTIBUS interface on each of the SBC 
boards. 
The 16 K bytes of RAM are partitioned so that the lower 8 K 
bytes are private to the 8085 CPU and the upper 8 K bytes are 
shared by the 8085 CPU and the bus master via the MULTIBUS.  The 
iSBC 80/30 8085 CPU has priority when accessing the shared RAM. 
The MULTIBUS protocol permits several processors to acquire 
control of the bus at different times as bus masters.  The ISBC 
80/30 has provisions so that it may function as a bus master; 
however, in this [application they are disabled so that it can 
operate only as a bus slave. This protects agains a "sick" com- 
munication control computer gaining control of the bus and locking 
out all other devices. 
-20- 
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& The three independent, programmable hardware timers are used 
to generate accurate time intervals for bit transmission and recep- 
tion as well as squelch and no-reply periods. 
The on-board 1.2288 MHZ clock generator circuit of the 1SBC 
80/30 has a specified accuracy of ±0.1 percent. This clock does 
not meet the required accuracy and stability range of ±0.015 per- 
cent.  Various methods were considered to achieve the required 
accuracy. The method selected, which was also the most direct 
solution, was to use an external clock generator with the required 
parameters and distribute the clock signal to each of the communi- 
cation control computers. 
The serial I/O port provides for an RS232C [8] interface to 
a 300 baud terminal that can be used in the future for testing 
purposes. 
The parallel I/O ports provide for the serial communication 
interface. This interface to the modem is a subset of that de- 
fined by EIA RS449 [9] type send-receive mode of operation. The 
interchange circuits to the modem are send data, receive data, 
request to send and receiver ready (carrier detect). The inter- 
face also includes control lines to determine which communication 
line will be selected for each line buffer. All of these circuits 
operate at TTL signal levels. 
The programmable interrupt controller handles all interrupts 
associated with data transmission and reception which are: edge 
-22- 
detection for message synchronization, transmit and receive bit 
timing, and no reply and squelch time outs. 
Appendix 4 contains tables listing the specific I/O and 
interrupt assignments used in this design. 
-23- 
CHAPTER IV 
SOFTWARE DESIGN 
Organization 
The software of the communication control computer is orga- 
nized into three major system blocks. They are: initialization, 
interrupt processing, and ground-level processing. The organiza- 
tion is pyramidal. The most time-critical logic (i.e., that associ- 
ated with message timing and synchronization) is performed at the 
appropriate interrupt priority in the shortest time possible. 
Less time-critical functions, such as data formatting, are per- 
formed at ground level.  (See Figure 4-1.) 
Initialization 
Initialization of the communication control computer 
involves setting the cpu, memory, and peripherals to a known state 
before beginning or continuing operation. The peripherals to be 
initialized include I/O ports, interrupt controller, and program- 
mable timers. The initialization sequence can be triggered by 
depressing a reset pushbutton, operation of a power up reset 
circuit or reception of software or hardware command to reset from 
an external device. 
-24- 
INITIALIZATION 
TIME TO EXECUTE 
Figure 4-1.  Software Priority Structure 
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Two software modules, RESETO and RESET1, perform the initial- 
ization functions. RESETO is called when a complete initialization 
is triggered by a software command. RESETO in turn calls RESET1 to 
complete the Initialization. Hardware-triggered initialization, 
such as power on resets, cause a jump to RESET1. 
Interrupt Processing 
Bus timeout interrupt is generated by the expiration of a 
timer that indicates that the 8085 cpu is hung in a wait state. 
This may be caused by the 8085 cpu attempting to access either a 
system or on-board memory or I/O device which does not return an 
acknowledge for some reason. This interrupt which appears on the 
RST 7.5 input causes a jump to the RESETO initialization routine. 
The edge detect and all timer interrupts are handled through 
the 8259A programmable interrupt controller (PIC). 
The edge detect interrupt causes the receive serial data 
clock to be initially synchronized with the message being received 
from the remote. 
The timer interrupts are used for four different functions. 
They are: transmit bit timing, receive bit timing, no reply tint- 
ing, and squelch timing. The same hardware timer and interrupt 
input are used for each of these functions. To determine the mean- 
ing of the interrupt, a timer mode word is used. This is conven- 
ient since the uses of the timer interrupts are mutually exclusive. 
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The timer mode may be set to 1 through 4 to correspond to receive 
bit timer, transmit bit timer, no reply timer,, and squelch timer 
interrupt modes.  If an interrupt occurs and the timer mode flag 
is outside of these four values, the interrupt service routine 
exits without performing any functions. 
Ground Level Processing 
The ground level uses a software priority structure. A 
ground level task scheduler continually scans an ordered list of 
request flaga. When a flag is set, the loop scan is interrupted 
by jumping to the required service routine. When the service 
routine is completed, the request list scanning by the scheduler 
is resumed at the top of the list. 
Normal line buffer activity alternates between logic segments 
performed at interrupt levels and logic performed at ground level. 
This method threads the various logic segments together to fit the 
large number of alternate logic paths possible during normal 
operation. 
Since there are two line buffers implemented within each CC 
computer, there are separate interrupt and ground level service 
routines associated with each of the line buffers. 
The ground level routines test to see if data are available 
from the FEC processor, decode commands from the FEC processor, 
and format data to be transmitted to remotes. They also set up for 
-27- 
transmission of data by turning on the modem transmitter, select- 
ing the proper communication circuits, setting the baud rate time 
to the proper value, and enabling timer interrupts. They set up 
for reception of data by arming the edge detect interrupt to permit 
message synchronization. After each block of data has been re- 
ceived, a ground level routine checks the message for communication 
errors and places it in the proper format for passing it to the FEC 
processor. Ground level routines also move data and status to the 
shared data exchange area for passing to the FEC processor. When 
errors are detected, a ground level routine sets the appropriate 
error flags in the message to the FEC processor. 
All of the line buffer programs were coded in assembly lan- 
guage and assembled using the ISIS II 8080/8085 macro assembler 
[10]. The various routines were assembled and logically debugged 
as separate program segments. The segments were then linked and 
located prior to final integration. The INTELLEC Microcomputer 
Development System (MDS), in conjunction with the In Circuit 
Emulator (ICE-85) for the 8085 cpu, was used to aid in the program 
development. 
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CHAPTER V 
FUNCTION AND DESIGN VERIFICATION 
Important aspects of the design of any system are the verifi- 
cation that the design, in fact, functions as intended and deter- 
mination of the margins of the various design parameters in the 
final system. Therefore, the problem of verifying the operation 
of the system takes on two fronts. The first is to test how the 
equipment functions under normal and abnormal conditions that 
would be expected when the system is in service. The second is 
to check the limits of the design by examining the weakest points 
to determine the performance margins at boundary conditions. [2,11] 
A major requirement of the design is that the communication 
control computer must be able to communicate with the existing 
remotes of the supervisory control and data acquisition system. 
The most direct way to verify the details of the design specifica- 
tion and the hardware and software implementation is to conduct a 
test in the actual system. This is not entirely practical since 
the system is a real time control system of an electric power 
utility and the test could disrupt operation of the system. The 
next best^ testing environment is a subset of the overall system, 
consisting of a prototype FEC processor, two communication control 
-29- 
computers, and several of the existing system remotes that have 
been removed from service. This configuration should be satis- 
factory to verify that all of the functions of the communication 
control computer are performed properly. 
Function Verification 
Under the first phase of testing, it is straightforward to 
check out the operation of the system under normal conditions. 
Since most of the functions are finite in number, each of the 
defined functions is carried out in sequence and the response is 
checked against what it should be. Table 5-1 lists the functions 
to be checked for proper operation during this phase of testing. 
During this phase each section of the program code should be 
traversed to verify its correct operation. 
TABLE 5-1. Functions to be Verified During Testing 
° Communication Line Selection 
° Modem Control 
° Baud Rate Generation 
° Mark and Space Sense 
° Message Format 
° Bose Chaudhuri Error Code 
° PTM Length 
° Squelch Time 
° Receive Synchronization 
° Reply Format to FECP 
° Status Format to FECP 
° Reset Initialization 
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Exhaustive verification that the Bose-Chaudhuri (BC) error 
code is correctly generated is impossible since there are over 
thirty-three million possible message block values on which the 
BC error code is generated. The method that will be used is that 
a finite number (10-20) of message blocks with test data derived 
from a random number table will be used to check proper genera- 
tion of the BC error code. The values generated by the line 
buffer software from this test data will be compared against 
independently calculated values. 
The testing of the operation of the system under abnormal 
conditions is somewhat more difficult since there may be an 
infinite number of error or failure conditions that will adversely 
affect the operation of the line buffer. In addition, these fail- 
ure conditions are very often very difficult to simulate under 
test conditions. 
During reception of data from a remote, certain communica- 
tion errors must be detected and reported to the FEC processor. 
The checks that the line buffer makes on the incoming serial mes- 
sage are for the proper location and value for A and B housekeep- 
ing bits, the proper value of the 5 bit Bose-Chaudhuri error code, 
the proper address checkback, the proper message length, and the 
detection of a reply within a specified time period. 
Since exhaustive testing to verify the line buffer's re- 
sponse to these error conditions for all possible reply messages 
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is Impossible, the technique of using a selection of data from a 
random number table will be used to verify correct operation. 
Design Verification 
The second phase of testing will determine the design margins 
of the equipment in the system. The approach used here will be to 
generate tests that will exercise the system to its limits until 
it fails. Since all cases cannot be checked in detail, a sampling 
of tests will be chosen to cover the widest range of cases. The 
areas that will be checked are: line buffer response time, bit 
sampling accuracy, and processor reserve. 
Line buffer response time and bit sampling accuracy were de- 
fined in Chapter II. These quantities have a range of acceptable 
values with 1.0 being the most desirable. The tests will be can- 
ducted to determine how close to the Ideal value the design has 
come; or conversely, how much margin above the minimum value was 
achieved. 
Processor reserve is a measure of how much of the available 
time the CPU is idle and not performing the line buffer process- 
ing. It indicates how much time is still available to perform 
other functions. This design parameter will be checked for a 
worst case message exchange where two simultaneous conversations 
with remotes are being performed which consist of transmission of 
one block and reception of fifteen blocks. The amount of time 
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that the CPU spends In the ground level NOP loop without executing 
any service routines will be used to calculate the processor util- 
ization factor. The processor utilization factor Is calculated by: 
Idle time -f- total time available 
This quantity might be considered a measure of how efficiently 
the software for the line buffers performs. 
Test Equipment 
The major test equipment available to carry out the verifi- 
cation procedures Is: 
° Intel Intellec Microcomputer Development System (MDS) 
Intel Isis II MDS Software 
Intel In Circuit Emulator (ICE-85) for the 8085 CPU 
Dual Trace Oscilloscope 
Prototype Front End Communication Processor 
Off-line Remotes 
o 
o 
o 
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CHAPTER VI 
CONCLUSIONS 
The design of the communication control computer presented 
in this thesis, in conjunction with the front end communication 
processor, will permit a distributed processing communication 
subsystem to be implemented at the Pennsylvania Power and Light 
Company's Power Control Center computer system. 
The approach utilized here to link the various processors 
of the distributed communication subsystem will result in a sig- 
nificant space savings. The space required for each of the line 
buffers is one-half of a 12.0 x 6.75 inch circuit board compared 
with sixty-six 5 1/2 x 4 3/4 inch circuit cards for the hard- 
wired logic equipment that it replaces. Another savings will be 
realized because the front end communications subsystem will re- 
duce the computational loading of the main computer by approxi- 
mately 40 percent. 
The communication control computers will be installed on 
both of the computer systems of the PP&L Power Control Center^to 
provide complete redundancy. The specific configuration Is shown 
in Figure 6-1. The fact that the A and B systems are tied to- 
gether only at the communication line greatly reduces the 
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TELEPHONE CIRCUITS 
TO REMOTES 
Figure 6-1. Final Front-End Communication 
Subsystem Configuration 
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possibility that a single failure will disable both computer 
systems. 
Actual testing of the prototype hardware and software of the 
communication control computer is the next item to be completed. 
After the hardware and software of the prototype front end 
communication subsystem have been tested, the engineering phase 
will begin—during which a production version of the system will 
be designed. This phase will include specification of packaging, 
power requirements, physical location, interconnection as well as 
preparation of installation and maintenance documentation. 
Subsequent to the equipment being successfully placed in 
service, consideration should be given to several design enhance- 
ments . 
Provisions have been made in the hardware design for a 
terminal interface; however, it has not been implemented in the 
software. A design enhancement that should be considered in the 
future is to use this terminal as a test interface. This could 
be used to simulate commands from the front end communication 
processor, replies from the remotes as well as provide a means to 
enter and run diagnostic programs. 
Another design enhancement that would prove beneficial is 
software to permit communication with remotes that use message 
structures different from the present Conitel 2100 remotes. This 
would make the communication control computers much more universal 
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by eliminating the need to adhere to a specific message protocol. 
The system would no longer have to be restricted to use remotes 
from the original system vendor or to the limited number of others 
who have developed remotes that emulate the original message 
protocol. 
The successful completion of the development of this front 
end distributed processor design will demonstrate the feasibility 
of this approach for other subsystems in the power control center 
computer system. Some of the likely candidates for this approach 
are the man-machine interface (i.e., the operator consoles and 
display CRTS) and the power system security processing (load flows 
and contingency analysis). This approach of using multiple dis- 
tributed processing elements to perform various functions within 
the power control center is seen as the evolutionary path to 
replace the existing equipment and upgrade the overall performance. 
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APPENDIX 2 
LB-FECP DATA EXCHANGE 
Communication between the line buffer and the front end 
communication processor will be through an area of shared dual 
port RAM on the communication control computer board. 
The format for the data exchange areas for data to and 
from the line buffer and status from the line buffer is shown 
in Figures A2-1 through A2-3. A definition of the various 
fields in the shared memory is given in Tables A2-1 through A2-3. 
Memory maps of the communication control computer and the 
front end communication system indicating the shared memory are 
shown in Figures A2-4 and A2-5. 
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Bit    ■*■ 
Byte 4- 
0 
1 
2 
3 
4 
5 
6 
76543210 
 1 1 1 1 1 1 1  
ACCESS SEMAPHORE 
DEV 
ADDR 
NORMAL/ 
RESET COMM LINE # 
DON'T CARE STATUS REQST DEVICE ADDRESS 
ADDRESS 
MODE LSR SPEED 
DATA 
_#JBLOCKS EXPECTED_ 
TI  I LB "1 DON'T CARE" 
59 
60 
61 
62 
ADDRESS 
DATA 
ADDRESS 
WORD 
BLOCK 
1 
DATA 
DON'T CARE DATA 
DATA 
DON'T 
CARE LB DON'T CARE DATA 
BLOCK 
15 
Figure A2-1. Data Exchange Format 
FEC Processor to Line Buffer 
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Bit ■*■ 
Byte + 
0 
1 
2 
3 
7    6    5    A    3    2 
 'ill' 
ACCESS SEMAPHORE 
DON'T CARE COMM LINE # 
DON'T CARE STATUS REQST 
ADDRESS 
DON'T CARE 
ADDRESS 
WORD 
LB ADDRESS 
DATA 
ADDRESS 
BLOCK 
1 
LBA B-C A/B ADB DATA 
59 DATA 
60 
61 
DON'T CARE 
DATA 
DATA 
BLOCK 
15 
62 LBA B-C A/B ADB DATA 
Figure A2-2. Data Exchange Format 
Line Buffer to FEC Processor 
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Bit    •*■ 
Byte + 
0 
1 
2 
3 
76543210 
 I I 1 I t ' « 
ACCESS SEMAPHORE 
DEV 
ADDR 
61 
62 
DON'T CARE 
DON'T CARE STATUS 
REQST 
ERROR COUNT 
ERROR COUNT 
ERROR COUNT 
ERROR COUNT 
DEVICE ADDRESS 
LSB 
MSB 
LSB 
MSB 
Figure A2-3.  Status Data Exchange Format 
Line Buffer to FEC Processor 
-43- 
0000 
0800 
IOOO H 
2000 
3000 H 
4000 
5000 H 
6000 
7000 
8000 
9000 - 
A000 - 
BOOO 
COOO H 
DOOO 
EOOO 
FOOO 
FFFF 
2K 
8K 
8K 
EPROM 
PRIVATE RAM 
SHARED RAM 
Figure A2-4. Memory Map—Communication Control Computer 
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00000 
08000 
10000 
20000 
30000 
32000 
36000 
3A000 
3E000 
42000 
46000 
4A000 
4E000 
50000 
32K 
32K 
64K 
64K 
8K 
8K 
8K 
8K 
8K 
8K 
8K 
8K 
SBC 86/12 
SBC 032 
SBC 064 
Future 
SBC 064 
SBC 80/30-1 
SBC 80/30-2 
SBC 80/30-3 
SBC 80/30-4 
SBC 80/30-5 
SBC 80/30-6 
SBC 80/30-7 
SBC 80/30-8 
All memory sizes are represented In number of 8-bit bytes. 
Figure A2-5. Memory Map—Front End Communication System 
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TABLE A2-1. SHARED MEMORY DATA EXCHANGE AREA 
DATA TO AND FROM THE LINE BUFFER 
FIELD DEFINITION—BYTES 0, 1, 2 
Byte # Byte Name Field 
0-7 
Function 
0 Access Semaphore Access Semaphore 
° Data for LB - -1 
° Locked -  0 
° Free - +1 
° Data for FECP - +2 
1 LSB Address Word 0-4 
5-6 
Comm. Line # 
Normal/Reset 
° Normal 
° Reset 
0-31 
-  0 
1 
LS bit device address 
MSB Address Word 0-2    Device Address 
3     Status Request    0-15 
° Normal Operation ■ 0 
° Read Status      - 1 
4-7 Don't Care 
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TABLE A2-2.  SHARED MEMORY DATA EXCHANGE AREA 
DATA TO THE LINE BUFFER 
FIELD DEFINITION—BYTES 3-62 
Byte #    Byte Name  Field 
•J 9  /  •  •  • 
[3+4(N-l)] 
Block N 
First Half 
Data Word 
LSB 
0-7 
Function 
Address or data bits 0-7 in Section 
A to be transmitted to the remote. 
4, 8 . . . 
[4+4(N-l)] 
Block N 
First Half 
Data Word 
MSB 
0-3  Address or data bits 8-11 in 
Section A to be transmitted to the 
remote. 
4-5  Speed « 0-3 
indicates which of 4 baud rates is 
to be used 
6   LSR 
° Line switching required - 1 
Use long PTM 
° Line switching not 
required ■ 0 
Use short PTM 
Mode 
° Remote 
° Master 
- 0 
- 1 
5, 9 . . . 
[5+4(N-l)] 
6, 10 . . 
[6+4(N-l)] 
Block N 
Second Half 
Data Word 
LSB 
0-7 
0-3 Block N 
Second Half 
Data Word 
MSB 
MLB 4-7 
RLB 4-5 
RLB 6 
RLB 7 
Data bits 0-7 in Section B to be 
transmitted to the remote. 
Data bits 8-11 in Section B to be 
transmitted to the remote. 
# blocks expected in reply ■ 0-15 
Don,t care 
LB 
° Last block - 1 
turn off transmitter when done 
° Not last block 
leave transmitter on 
- 0 
TI 
° Transmit Immediate 
° Set up for receive 
- 1 
- 0 
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TABLE A2-3. SHARED MEMORY DATA EXCHANGE AREA 
DATA FROM THE LINE BUFFER 
FIELD DEFINITION—BYTES 3-62 
Byte #    Byte Name  Field 
2, 7 . . . Block N 
[3+4 (N-l)] First Half 
Data Word 
LSB 
0-7 
Function 
Address or data bits 0-7 in Section 
A received from the remote. 
4, 8 . . . Block N 
[4+4(N-l)] First Half 
Data Word 
MSB 
5, 9 . . .  Block N 
[5+4(N-l)] Second Half 
Data Word 
LSB 
0-3 
4-7 
0-7 
Address or data bits 8-11 in 
Section A received from the remote. 
Line buffer address 0-15 
Data bits 0-7 in Section B 
received from the remote. 
6,10 . . . Block N 0-3 Data bits 8-11 in Section B 
[6+4(N-l)] Second Half received from the remote. 
Data Word 
MSB 
4 ADB 
o Address Block or 
No Reply Error 
- 1 
o No Error - 0 
5 A/B 
o 
o 
A/B bit error 
No Error 
- 1 
- 0 
6 B-C 
o 
o 
BC error 
No error 
- 1 
- 0 
7 LBA 
o 
o 
LB available 
LB busy 
- 1 
- 0 
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TABLE A2-4. SHARED MEMORY DATA EXCHANGE AREA 
STATUS DATA FROM THE LINE BUFFER 
FIELD DEFINITION 
Byte # Byte Name Field Function 
Access Semaphore    0-7    Access Semaphore 
1 LSB Address Word 0-6 Don't Care 
7 LS bit device address 
2 MSB Address Word 0-2 Device address 
3 Status request  ■ 1 
4-7 Don't Care 
3, 5 . . . Error Count N 0-7 Error Count N 
[3+2(N-l)] LSB 
4, 6 . . . Error Count N 0-7 Error Count N 
[4+2(N-l)] MSB 
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APPENDIX 3 
LB-REMOTE DATA EXCHANGE 
The serial format of the interchange between the line buffer and 
the remote is shown in Figure A3-1. The message is made up of a pre- 
transmission mark, a start space and one to fifteen message blocks. 
° Pre-transmission Mark (PTM)—allows time for the telephone 
line to settle prior to initiating transmission of data 
subsequent to modem turn on or communication line switch- 
ing. The PTM is shorter when it is not necessary to allow 
for line settling such as when there have been prior 
transmissions on the line and there has been no communi- 
cation line switching subsequent to the prior transmissions. 
° Start Space—is a delimiter to indicate the end of the 
PTM and the start of the message address. 
o Message Block—All data and address transfers between 
the line buffer and remote units are contained in a 32-bit 
message block consisting of three sections. The format of 
the basic message block is shown in Figure A3-2. 
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Sections A and B of the message block contain twelve Information 
bits and a thirteenth "housekeeping" bit: bit A for section A and 
bit B for section B. Bit A is used as a flag to specify whether the 
preceding twelve bits contain an address or data.  Section C contains 
a five-bit Bose-Chaudhuri error detecting code and an end-of-message 
bit. The most significant bit of each section is the leftmost one. 
Section A of the first message block transmitted in either direc- 
tion always contains the station address.  In subsequent blocks, it 
contains data.  To indicate the type of information in section A, bit 
A is a 0 for address and 1 for data. 
The contents of Section B depend upon the function being requested. 
It usually contains data, but for some messages, it may contain no data. 
Bit B of section B is always 0. 
Section C always contains the five-bit Bose-Chaudhuri error de- 
tecting code and the EOM bit. The EOM bit in a given message block is 
a 0 if this block is to be followed by another block in the transmis- 
sion, or it is a 1 if this block is the last one to be transmitted. 
Depending on the function to be performed, the message sequence 
between the line buffer and remote takes place in one or more passes. 
Most control operations require two passes while the scan messages are 
accomplished in one pass per address of data (see Figures A3-3 and 
A3-4). The contents of each data section are determined by the FEC 
processor and the remote. The line buffer is transparent to this data. 
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APPENDIX 4 
HARDWARE I/O AND INTERRUPT ASSIGNMENTS 
TABLE A4-1.  INPUT/OUTPUT ASSIGNMENTS 
PORT A Address-0E8H 
Bit I/O Signal Jl . Pin # Output 
Inverting- 
Non-Inverting 
0 0 COMMSEL 1-A 48 I 
1 0 COMMSEL 2-A 46 
2 0 COMMSEL 4-A 44 
3 0 COMMSEL 8-A 42 
4 0 COMMSEL 1-B 40 
5 0 COMMSEL 2-B 38 
6 0 COMMSEL 4-B 36 
7 0 COMMSEL 8-B 34 
PORT B Address-0E9H 
Bit I/O 
0 
Signal Jl Pin # 
16 0 COMMSEL 16-A I 
1 0 - 14 
2 0 - 12 
3 0 - 10 
4 0 COMMSEL 16-B 8 I 
5 0 - 6 
6 0 - 4 
7 0 - 2 
PORT C Address-OEA 
Bit I/O 
0 
Signal Jl Pin # 
24 0 SERDATA OUT-A 
1 0 RTS-A 22 
2 0 SERDATA OUT-B 20 
3 0 RTS-B 18 
4 I SERDATA IN-A 26 
5 I CD-A 28 
6 I SERDATA IN-B 30 
7 I CD-B 32 
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TABLE A4-2.  INTERRUPT ASSIGNMENTS 
Priority Interrupts 
RESET 
Function Vector Address 
1 Hardware RESET OH 
2 TRAP Not Used 24H 
3 TST 7.5 Bus Time Out 3CH 
4 RST 6.5 Not Used 34H 
5 RST 5.5 Not Used 2CH 
6 INTR IRO Edge Detect A 40H 
7 INTR IR1 Edge Detect B 44H 
8 INTR IR2 Bit Timer A 48H 
9 INTR IR3 Bit Timer B 4CH 
10 INTR IR4 Not Used 50H 
11 INTR IR5 Not Used 54H 
12 INTR IR6 USART TX Buffer Full 58H 
13 INTR IR7 USART RCV Buffer Full 5CH 
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